


J. DE FINE LICHT AND T. HOEFLER

Productive Parallel Programming on FPGA with High-Level Synthesis



Based on material from:

Transformations of High-Level Synthesis Codes for High-Performance Computing
<https://arxiv.org/abs/1805.08288>

Code examples found at:

https://github.com/spcl/hls_tutorial_examples


Virtual machine for emulation

http://spcl.inf.ethz.ch/~definelj/HLS_Tutorial.7z

Nimbix Alveo Trial


<https://www.nimbix.net/alveotrial>

Our goal



A single operation


```
int c = a + b;
```



Register transfer level


```

always @(posedge clk)
  if (start) begin
    out <= in + 1;
  end
  
```



```
int c = a + b;
```

Single floating point operation




```
float c = a + b;
```

Nakayama, T. *Hardware arrangement for floating-point addition and subtraction*, 1993, US Patent 5,197,023.


Our point of view

In HLS, we treat
pipelines.


```
float c = a + b;
```



Pipelines



Multiple floating point operations



```
float c = (a + b) * (a - b);
```

≥ Two ways to implement this

Initiation interval


In addition to **latency** (L), we introduce the property **initiation interval** (“II”, here I).

Interpretations:

1. *No. of cycle new inputs*

Can accept all four inputs in parallel


2. *Inverse throughput of the pipeline*
3. *Factor slowdown of your application 😊*



$L = 13$ cycles
 $I = 1$ cycle
 2 adds, 1 mult
3 op/1 cycle

$L = 14$ cycles
 $I = 2$ cycles
 1 add, 1 mult
3 op/2 cycles

Pipelines vol. II




Adding loops

```
for (int i = 0; i < N; ++i) {  
    #pragma HLS PIPELINE II=1  
    c[i] = (a[i] + b[i]) *  
           (a[i] - b[i]);  
}
```

1 iteration	$13 + 1 = 14$ cycles
10 iterations	$13 + 10 = 23$ cycles
N iterations	$13 + N$ cycles

Loop iterations affect the runtime **additively**, regardless of body content



Adding loops


```
for (int i = 0; i < N; ++i) {
    #pragma HLS PIPELINE II=2
    c[i] = (a[i] + b[i]) *
           (a[i] - b[i]);
}
```

Let's see this in practice...

Generally:

$$L_{tot} = L + I \cdot N$$

(example 0)



Initiation interval paid at *every iteration*


Pipeline stalls in practice

Why do we worry so much? Just set $I = 1$...


Increased I is commonly found in the wild:

1. Intra-iteration (now):
 - *Multiple accesses to the same interface*
2. Inter-iteration (later)
 - *Data dependencies*
3. Low throughput requirements (rare)
 - *e.g. input only received every 16 cycles*

```
for (int i = 1; i < N - 1; ++i) {  
  #pragma HLS PIPELINE II=1 II=3  
  res[i] = 0.3333 *  
    (arr[i-1] + arr[i] + arr[i+1]);  
}
```




Fast memory everywhere





Inserting registers

```
for (int i = 1; i < N - 1; ++i) {  
  res[i] = 0.3333 *  
    (arr[i-1] + arr[i] + arr[i+1]);  
}
```



≥ Two classes of storage



Useful to think of memory in terms of **depth** (D) and **width** (W)


Buffer depth

1D stencil program:

$$W = 2, D = 1$$


2D row-major:

$$W = 2, D = N$$



Modified example

W unchanged, D changed from 1 to N



Stage 1

Stage 2

Stage 3

Thinking in width and depth

```
float reg;
```


W = 32 bit
D = 1



W = 128 bit
D = 1


```
On-chip RAM  
float buffer[N];  
Stream<float> fifo(N);
```

W = 32 bit
D = N




W = 128 bit
D = N

Finite state machine




Sequential execution of (pipeline-) **parallel** stages

Draining and initialization phases




Flattening




Multiple concurrent pipelines

$$(L_0 + (L_0 \cdot N_0) + (L_1 + N_1) + (L_2 + N_2) + (L_2 \cdot N_2) \cdot N_2)$$




Streams

(FIFOs, queues...)



Same properties as a buffer
(because it is one)


Processing elements



Expressed in HLS as:


- OpenCL kernels (Intel)
- Dataflow functions (Xilinx)

Properties of the global pipeline



What goes in must come out:

Every stream write needs a corresponding read




Depth is "free":

In a perfect pipeline for large N , the influence of pipeline latency is negligible w.r.t. the total runtime


Unrolling

Much stronger meaning on FPGA than for an instruction-based architecture.


```
for (int w = 0; w < 4; ++w) {
    #pragma HLS PIPELINE II=1
    res[w] = a[w] + b[w];
}
```



```
#pragma HLS PIPELINE II=1
for (int w = 0; w < 4; ++w) {
    #pragma HLS UNROLL
    res[w] = a[w] + b[w];
}
res[3] = a[3] + b[3];
```



Unrolling is scaling



Matrix-matrix multiplication

```

for (int n = 0; n < N; ++n)
  for (int p = 0; p < P; ++p)
    for (int m = 0; m < M; ++m)
      C[n, p] += A[n, m] * B[m, p];
    
```



Let's see this in practice...

(example 5)


Our intuition of temporal locality does not work here!

Every iteration depends on the previous:


$L = 8$



Solving loop-carried data dependencies




Transpose the iteration space.



```
for (int i = 0; i < N; ++i) {
  float acc = 0;
  for (int j = 0; j < M; ++j) {
    acc += ...
  }
  out[i*M+i] = acc;
}
```

Comes at the cost of buffer space.



```
float acc[N];
for (int j = 0; j < M; ++j) {
  for (int i = 0; i < N; ++i) {
    acc[i] += ...
  }
}
for (int i = 0; i < N; ++i) {
  out[i*M+i] = acc[i];
}
```

Only needs to be larger than the latency


Locality in the program

```
for (int n = 0; n < N; ++n) {  
    float acc[P];  
  
    for (int k = 0; k < K; ++k) {  
        const auto a = A[n*K + k];  
  
        for (int m = 0; m < M; ++m) {  
            #pragma HLS PIPELINE II=1  
            const float prev = (k == 0) ? 0 : acc[m];  
            acc[m] = prev + a * B[k*M + m];  
        }  
    }  
    // ...  
}
```


Temporal locality:
Reused P times. Load more of these and tile N!

Spatial locality: Vectorizable.


Unrolling GEMM



Fanout issue




Breaking into processing elements





Concepts enough to “fully” utilize an FPGA 😊

Remaining optimization potential



Fully optimized implementation at: https://github.com/spcl/gemm_hls

Summary



Thank you for your attention 😊


Reach out at: definlicht@inf.ethz.ch

For a detailed description of HLS
transformations, see:

*Transformations of High-Level Synthesis Codes
for High-Performance Computing*

<https://arxiv.org/abs/1805.08288>

Two flavors of systolic arrays



Approaching a new problem

Scalable source of temporal locality?

Can we tile the problem to fit on the FPGA?

Where are the memory accesses?

Can we partition into PEs?

?

When HDL should be involved

```

always @(posedge ACLK) begin
  if (~ARESETN | system_reset) begin
    write_state <= WRITE_IDLE;
    write_addr <= 0;
    start_kernel_signal <= 1'b0;
    SC_reset <= 1'b0;
    icap_wr <= 1'b0;
    host2device_wr <= 1'b0;
    host2device <= 32'h0;
    system_reset <= 1'b0;
  end
  else begin
    AWREADY <= 1'b1;
    WREADY <= 1'b0;
    BVALID <= 1'b0;
    system_reset <= 1'b0;
  end
end
    
```

```

for (int i = 1; i < N - 1; ++i) {
  for (int j = 0; j < M; ++j) {
    #pragma HLS PIPELINE II=1
    
```

Latency critical optimizations

HDL and HLS can (and do often)
happily co-exist!

Interfacing

```

memory_out[j * M + j] = average;
}
}
    
```

();
 ();
 M + j];

0.3333;

Claim

FPGAs are more energy efficient than GPUs

What does this actually mean?

How do we measure it?

Compute throughput

F

P

Power draw

$$\left[\frac{\text{Op/s}}{\text{J/s}} = \frac{\text{Op}}{\text{J}} \right]$$

Count these...

...and integrate the instantaneous power.

Claim

FPGAs are more energy efficient than GPUs

Compute throughput

At $F_{\text{FPGA}} = F_{\text{GPU}}$, we are looking at a
improvement in energy efficiency.

Verdict

Only if the performance is competitive

For a 10x slowdown, we lose a
factor 2x in energy efficiency


Might seem trivial... F matters!

(for now, at least, this is not a strong argument)




Types on FPGA


float




double



int



fixed_point



Same concepts, different latencies (some problems go away at $L = 1$).