



Goals of this lecture	Back to Peterson in Practice on x86
<ul> <li>Fast and scalable practical locks! <ul> <li>Based on atomic operations</li> <li>Why do we need atomic operations?</li> </ul> </li> <li>Recap lock-free and wait-free programming <ul> <li>Proof that wait-free consensus is impossible without atomics</li> <li>Valence argument: a proof technique similar to showing that atomics are needed for locks</li> </ul> </li> <li>Locks in practical setting <ul> <li>How to block?</li> <li>When to block?</li> <li>How long to block?</li> <li>Simple proof of competitiveness</li> </ul> </li> <li>Case study: large-scale distributed memory locking <ul> <li>Problems and outline to next class</li> </ul> </li> </ul>	<pre> • Implement and run our little counter on x86 • 100000 iterations • 1.6 · 10<sup>6</sup>% errors • What is the problem? void lock() {     int j = 1 - tid;     flag[tid] = 1; // I'm interested     victim = tid; // other goes first     while (flag[j] &amp;&amp; victim == tid) {}; // wait } void unlock() {     flag[tid] = 0; // I'm not interested } </pre>
Peterson in Practice on x86	Peterson in Practice on x86
<pre>Implement and run our little counter on x86 I00000 iterations (1.6:10<sup>6</sup>% errors) What is the problem? No sequential (consistency) for W(v) and R(flag[i]) R(flag[j]) Void lock() { void lock() { consistency' flag[tid] = 1; // I'm interested while (flag[j] &amp;&amp; voit im == tid) {}; // wait } void unlock() { flag[tid] = 0; // I'm not interested }</pre>	<pre>• Implement and run our little counter on x86 • Many iterations • 1.6 · 10<sup>%</sup>% errors • What is the problem? No sequential consistency for W(v) and R(flag[[i]] • Still 1.3 · 10<sup>%</sup> Why? • Vid totek() { consistency for W(v) and R(flag[[i]] &amp; vid lock() { consistency for W(v) and R(flag[[i]] &amp; vid lock() { consistency for W(v) and R(flag[[i]] &amp; vid interested while (flag[[j]] &amp; vid interested } void unlock() { flag[[tid] = 0; // I'm not interested }</pre>
Peterson in Practice on x86	Correct Peterson Lock on x86
<pre>• Implement and run our little counter on x86 • Many iterations • 1.6 · 10<sup>%</sup>% errors • What is the volatile int flag[2]; volatile int victim; No sequential consistency int j = 1 - tid; for W(v) and flag[tid] = 1; // I'm interested R(flag[i]) victim = tid; // other goes first asm("mfence"); Why? Reads may slip into CR! void unlock() { The compiler may inline this function @ this function # this function #</pre>	<pre>- Unoptimized (naïve sprinkling of mfences) - Performance: - No mfence 375ns volatile int flag[2]; volatile int victim; - mfence in lock 379ns void lock() { - mfence in unlock int j = 1 - tid; 404ns flag[tid] = 1; // I'm interested victim = tid; // other goes first asm("mfence"); 427ns (+14%) while (flag[j] &amp;&amp; victim == tid) {}; // wait } void unlock() { asm("mfence"); flag[tid] = 0; // I'm not interested }</pre>

Hardware Support?	Relative Power of Synchronization
<ul> <li>Hardware atomic operations:         <ul> <li>Test&amp;Set</li> <li>Write const to memory while returning the old value</li> </ul> </li> <li>Atomic swap         <ul> <li>Atomically exchange memory and register</li> <li>Fetch&amp;Op</li></ul></li></ul>	<ul> <li>Design-Problem I: Multi-core Processor         <ul> <li>Which atomic operations are useful?</li> </ul> </li> <li>Design-Problem II: Complex Application         <ul> <li>What atomic should I use?</li> </ul> </li> <li>Generally hard to answer <sup>®</sup> <ul> <li>Depends on too many systems details (access patterns, CC implementation, contention, algorithm)</li> </ul> </li> <li>Concept of "consensus number" C if a primitive can be used to solve the "consensus problem" in a finite number of steps (even if threads stop)         <ul> <li>atomic registers have C=1 (thus locks have C=1!)</li> <li>TAS, Swap, Fetch&amp;Op have C=2</li> <li>CAS, LL/SC, TM have C=∞</li> </ul> </li> </ul>
™ SPCL ###Zürich	
<pre>Test-and-Set Locks  • Test-and-Set semantics  • Memoize old value • Set fixed value TASval (true) • Return old value • After execution: • Post-condition is a fixed (constant) value! bool TestAndSet (bool *flag) {     bool old = *flag;     *flag = true;     return old;     } // all atomic!</pre>	<pre>Test-and-Set Locks bool TestAndSet (bool *flag) {     bool old = *flag;     *flag = true;     return old;     tras until return value is != TASval (1 in this example)      When will the lock be     granted?     Does this work well in     practice?     void tlock() {         while (TestAndSet(&amp;lck) == 1);     }     void unlock() {         lck = 0;     } }</pre>
Cacheline contention (or: why I told you about MESI and friends)	Test-and-Set (TATAS) Locks
<ul> <li>On x86, the XCHG instruction is used to implement TAS         <ul> <li>x86 lock is implicit in xchg!</li> </ul> </li> <li>Cacheline is read and written         <ul> <li>Ends up in exclusive state, invalidates other copies</li> <li>Cacheline is "thrown" around uselessly</li> </ul> </li> <li>High load on memory subsystem         <ul> <li>x86 lock is essentially a full memory barrier ☺</li> </ul> </li> </ul>	<pre>Spinning in TAS is not a good idea Spin on cache line in shared state All threads at the same time, no cache coherency/memory traffic Danger! Generalizations are very dangerous Volatile int lck = 0; volatile int lck = 0; volatile int lck = 0; volatile int lck = 1; } while (TestAndSet(&amp;lck) == 1); } void unlock() { lck = 0; }</pre>

.....

section other ch





### \*\*SPCL spelinf.ethz.ch ETH ZÜRICH \*\*SPCL spelinfethisch ETH zürich **Array Queue Lock** CLH Lock (1993) typedef struct qnode { struct qnode \*prev; struct qnode \*prev int succ\_blocked; Array to implement queue List-based (same queue Tail-pointer shows next free queue position principle) } gnode; volatile int array[n] = {1,0,...,0}; volatile int index[n] = {0,0,...,0}; volatile int tail = 0; Discovered twice by Craig. qnode \*lck = new qnode; // node owned by lock Each thread spins on own Landin, Hagersten 1993/94 location 2N+3M words CL paddina! void lock(qnode \*lck, qnode \*qn) { qn->succ\_blocked = 1; qn->prev = FetchAndSet(lck, qn); void lock() { index[tid] = GetAndInc(tail) % n; N threads, M locks index[] array can be put in TLS while (!array[index[tid]]); // wait to receive lock } Requires thread-local gnode So are we done now? pointer while (qn->prev->succ\_blocked); What's wrong? Can be hidden! void unlock() { array[index[tid]] = 0; // I release my lock array[(index[tid] + 1) % n] = 1; // next one } } Synchronizing M objects requires O(NM) storage void unlock(qnode \*\*qn) { qnode \*pred = (\*qn)->prev; (\*qn)->succ\_blocked = 0; \*qn = pred; What do we do now? } spclinf.eth.ch y @spcl\_eth ETHZÜRICh \*\*SPCL \*\*SPCL spel.inf.ethi.ch y @spel\_eth ETH zürich edef struct qnode { CLH Lock (1993) MCS Lock (1991) typedef struct qnode { { struct qnode \*prev int succ\_blocked; \*prev; struct qn Qnode objects represent Make queue explicit void lock(qnode \*lck, qnode \*qn) { qn->next = NULL; qnode \*pred = FetchAndSet(lck, qn); if(pred != NULL) { int succ\_blocked; thread state! } qnode; } qnode; Acquire lock by succ blocked == 1 if waiting appending to queue qnode \*lck = NULL; qnode \*lck = new qnode; // node owned by lock or acquired lock Spin on own node until locked is reset succ\_blocked == 0 if released qn->locked = 1; pred->next = qn; while(qn->locked); lock Similar advantages void lock(qnode \*lck, qnode \*qn) { qn->succ\_blocked = 1; qn->prev = FetchAndSet(lck, qn); List is implicit! as CLH but } Only 2N + M words One node per thread Spin location changes while (qn->prev->succ\_blocked); Spinning position is fixed! void unlock(qnode \* lck, qnode \*qn) { if(qn->next == NULL) { // if we're the last waiter if(CAS(lck, qn, NULL)) return; while(qn->next == NULL); // wait for pred arrival } NUMA issues (cacheless) Benefits cache-less NUMA void unlock(qnode \*\*qn) { qnode \*pred = (\*qn)->prev; (\*qn)->succ\_blocked = 0; Can we do better? What are the issues? Releasing lock spins More atomics! \*qn = pred; qn->next->locked = 0; // free next waiter } $an \rightarrow next = NULL$ : } seclinf.ethz.ch y @spcl\_eth ETHZÜRICh \*\*\*SPCL \*\*\*SPCL spelinfethz.ch ETHZÜRICH Lessons Learned! Time to Declare Victory? Key Lesson: Down to memory complexity of 2N+M Reducing memory (coherency) traffic is most important! Probably close to optimal

- Not always straight-forward (need to reason about CL states)
- MCS: 2006 Dijkstra Prize in distributed computing
  - "an outstanding paper on the principles of distributed computing, whose significance and impact on the theory
    and/or practice of distributed computing has been evident for at least a decade"
  - "probably the most influential practical mutual exclusion algorithm ever"
  - "vastly superior to all previous mutual exclusion algorithms"
  - fast, fair, scalable → widely used, always compared against!

- Only local spinning
- Several variants with low expected contention
- But: we assumed sequential consistency 😕
- Reality causes trouble sometimes
- Sprinkling memory fences may harm performance
   Open research on minimally-synching algorithms! Come and talk to me if you're interested

<ul> <li>Fighting CPU waste: Condition Variables</li> <li>Allow threads to yield CPU and leave the OS run queue</li> <li>Other threads can get them back on the queue!</li> <li>cond_wait(cond, lock) - yield and go to sleep</li> <li>cond_signal(cond) - wake up sleeping threads</li> <li>Wait and signal are OS calls</li> <li>Often expensive, which one is more expensive? Wait, because it has to perform a full context switch</li> </ul>	<ul> <li>When to Spin and When to Block?</li> <li>Spinning consumes CPU cycles but is cheap <ul> <li>"Steals" CPU from other threads</li> </ul> </li> <li>Blocking has high one-time cost and is then free <ul> <li>Often hundreds of cycles (trap, save TCB)</li> <li>Wakeup is also expensive (latency) Also coche-pollution</li> </ul> </li> <li>Strategy: <ul> <li>Poll for a while and then block But what is a "while"??</li> </ul> </li> </ul>
EV  EVENT Spin and When to Block?  Optimal time depends on the future  When will the active thread leave the CR?  Can compute optimal offline schedule  C What is the optimal offline schedule (assuming we know the future, i.e., when the lock will become available]?  Actual problem is an online problem  Competitive algorithms  An algorithm is c-competitive if for a sequence of actions x and a constant a holds:  C(x) ≤ c <sup>*</sup> C <sub>oup</sub> (X) + a  What would a good spinning algorithm look like and what is the competitiveness?	به معلم المعلم (************************************

# Remember: lock-free vs. wait-free

- A lock-free method
  - guarantees that infinitely often some method call finishes in a finite number of steps
- A wait-free method
  - guarantees that each method call finishes in a finite number of steps (implies lock-free)
- Synchronization instructions are not equally powerful!
  - Indeed, they form an infinite hierarchy; no instruction (primitive) in level x can be used for lock-/wait-free implementations of primitives in level z>x.

# Concept: Consensus Number

- Each level of the hierarchy has a "consensus number" assigned.
   Is the maximum number of threads for which primitives in level x can solve the consensus problem
- The consensus problem:
  - Has single function: decide(v)
  - Each thread calls it at most once, the function returns a value that meets two conditions: consistency: all threads get the same value validity: the value is some thread's input
  - Simplification: binary consensus (inputs in {0,1})

# <sup>spcLinf.ethz.ch</sup> **ETH**ZÜRICh

## **Understanding Consensus**

# \*\*SPCL

# Starting simple ...

<u>~~</u>SPCL

- Can a particular class solve n-thread consensus wait-free?
- A class C solves n-thread consensus if there exists a consensus protocol using any number of objects of class C and any number of atomic registers The protocol has to be wait-free (bounded number of steps per thread)
  The consensus number of a class C is the largest n for which that class solves n-thread consensus (may be infinite)
- Assume we have a class D whose objects can be constructed from objects out of class C. If class C has consensus number n, what does class D have?

Binary consensus with two threads (A, B)!

- Each thread moves until it decides on a value May update shared objects
- Protocol state = state of threads + state of shared objects
- Initial state = state before any thread moved
- Final state = state after all threads finished
- States form a tree, wait-free property guarantees a finite tree Example with two threads and two moves each!

# ^SPCL

# y experience ETH zürich

.

**Atomic Registers** 

of >1 using atomic registers

## **Atomic Registers**

- Theorem [Herlihy'91]: Atomic registers have consensus number one I.e., they cannot be used to solve even two-thread consensus! Really?
- . Proof outline:
  - Assume arbitrary consensus protocol, thread A, B
  - · Run until it reaches critical state where next action determines outcome (show that it must have a critical state first)
  - · Show all options using atomic registers and show that they cannot be used to determine one outcome for all possible executions!
    - 1) Any thread reads (other thread runs solo until end)

    - 2) Threads write to different registers (order doesn't matter)
       3) Threads write to same register (solo thread can start after each write)

# → We need hardware atomics or Transactional Memory! Proof technique borrowed from:

Theorem [Herlihy'91]: Atomic registers have consensus number one

Impossibility of distributed consensus with one ... - ACM Digita... diacm.org/citation.dm?di-22.1421 -by JM Ficther - 1955 - Cited by 1498 - Related articles Apr 1, 1955 - The consensus problem involves an asynchronous system of processes, some of which may be unreliable. The problem is for the reliable ...

"perhaps one of the most striking impossibility results in Computer Science" (Herlihy, Shavit)

Corollary: It is impossible to construct a wait-free implementation of any object with consensus number

spcl.inf.ethz.ch **ETH**ZÜRICh

spelinf.ethz.ch ETH zürich

Very influential paper, always worth a read! Nicely shows proof techniques that are central to parallel and distributed computing!

	ch Descrite Character Char
<ul> <li>Construction</li> <li>Simple RMW operations (Test&amp;Set, Fetch&amp;Op, Swap, basically all functions where the op commutes or overwrites) have consensus number 2!</li> <li>Similar proof technique (bivalence argument)</li> <li>CAS and TM have consensus number ∞</li> <li>Constructive proof!</li> </ul>	Ch Ch Compare and Set/Swap Consensus          const int first = -1 volatile int thread = -1; int proposed[n]; int decide(v) { proposed[tid] = v; if(CAS(thread, first, tid)) return v; // i von1 else return proposed[thread]; // thread won }       Image: CAS provides an infinite consensus number         • CAS provides an infinite consensus number       • Machines providing CAS are asynchronous computation equivalents of the Turing Machine         • Le., any concurrent object can be implemented in a wait-free manner (not necessarily fast!)
	۵ د د د د د د د د د د د د د د د د د د د

