

***SPEL	spelinf.ethz.ch ∳®spel_eth ETHZÜRICh	
RULE 3 and 4		Administrivia
Rule 3: Use the arithmetic mean only for summarizing costs. Use the harmonic mean for summarizing rates. Floating point Time [seconds] Rule 4: Avoid summarizing ratios (e.g., speedup); summarize the costs or rates that the ratios base on instead. Only if these are not available use the geometric mean for summarizing ratios. Flop Rate by Dividing Totals [Gflop/o] 11.3 10 Levis Scientific Brechmarking of Parabel Computing Systems, IEE/ACM \$C15 [fiel Lisk at http://www.youtube.com/watch/webs/ed/000000000] 10	a ↓ III ↓ 20.0 ↓ 20.0 ↓ 10.0 ↓ 10.0 ↓ 20.0 ↓ 2	 First project presentation: 10/29 (two weeks from now!) First presentation to gather feedback You already know what your peers are doing, now let us know Some more ideas what to talk about: What tools/programming language/parallelization scherne do you use? Which architecture? (we only offer access to Xeon Phi, you may use different) How to verify correctness of the parallelization? How to argue about performance (bounds, what to compare to?) (Somewhat) realistic use-cases and input sets? What are the key concepts employed? What are the main obstacles?
Review of last lecture	spelinf.ethi.ch ¥®spel_eth ETH ZÜRİCH	DPHPC Overview
Directory-based cache coherence Simple working with presence/dirty bits Case study with Xeon Phi Illustrates performance impact of the protocol and its importance! Memory models Ordering between accesses to different variables Sequential consistency – nice but unrealistic Demonstrate how it prevents compiler and architectural optimizations Practical memory models		Caches Caches
 Practical meniory models Overview of various models (TSO, PSO, RMO, existing CPUs) Case study of x86 (continuing today) 	9	φ Amdahl's and Gustafson's law φ memory φ PRAM μ LogP μ I/O complexity balance principles II Little's Law
*SPCL	secinf.eth.ch y ⊕spci_eth ETH ZÜRICh	
Goals of this lecture		The Eight x86 Principles
 Recap: Correctness in parallel programs Covered in PP, here a slimmed down version to make the DPHPC lecture self-contained Watch for the green bar on the right side Languages and Memory Models Java/C++ definition Recap sequential consistency from the programmer's perspective 		 "Reads are not reordered with other reads." (R→R) "Writes are not reordered with other writes." (W→W) "Writes are not reordered with older reads." (R→W) "Reads may be reordered with older writes to different locations but not with older writes to the same location." (NO W→R!) "In a multiprocessor system, memory ordering obeys causality." (memory ordering respects transitive

coherence)


7.


6. "In a multiprocessor system, writes to the same location have a total order." (implied by cache

"In a multiprocessor system, locked instructions have a total order." (enables synchronized programming!)

8. "Reads and writes are not reordered with locked instructions. " (enables synchronized programming!)

- e progra Recap sequential consistency from the proRaces (now in practice)
 Synchronization variables (now in practice) s persp
- Mutual exclusion
 - Recap simple lock properties
 Proving correctness in SC and memory models (x86)
 - Locks in practice performance overhead of memory models!
- Fast (actually practical) locks
 - CLH queue locks
 MCS "cache coherence optimal" queue locking







• ...

};

capacity = 8

capacity = 8





Item deq() {
 std::lock_guard<std::mutex> 1(lock);)
 if(tail == head) {
 throw EmptyException;

}
Item item = items[head];
head = (head+1)%items.size();
return item;


Class question: how is the

lock ever unlocked?


One of C++'s ways of implementing a critical section


Queue(int capacity) {
 head = tail = 0;
 items.resize(capacity);

We can use the lock to protect Queue's fields.




MSPEL .	spcinf,eth.ch ¥®spci_eth ETHZÜRICh	***SPCL		spcl.inf.ethz.ch ∳ @spcl_eth	ETHzürich
History of Memory Models		Everybody wan	ts to optimize		
 Java's original memory model was broken [1] Difficult to understand => widely violated Did not allow reorderings as implemented in standard VMs Final fields could appear to change value without synchronization Volatile writes could be reordered with normal reads and writes => counter-intuitive for most developers Java nemory model was revised [2] Java 1.5 (JSR-133) Still some issues (operational semantics definition [3]) C/C++ didn't even have a memory model until much later Not able to make any statement about threaded semantics! Introduced in C++11 and C11 Based on experience from Java, much more conservative 		 Java: volatile, sync C++: atomic, (NOT Without synchroni Compiler, (VM), at Reorder and appe Maintain sequent 	volatile!), mutex, ization (defined language-specific)		
 Pugh: "The Java Memory Model is Fatally Flawed", CCPE 2000 Manson, Pugh, Adve: "The Java memory model", POPC05 Appinal, Sevaic: Tava memory model examples Cook, bad and ugly", VAMP'07 	43				44







<pre>const int n=1000; volatile int a=0; for (int i=0; i<n; ++i)<br="">a++;</n;></pre>	gcc -03	movl \$1000,%eax // i=n=1000 .12: addl \$1,%ecx // ecx =* a addl \$1,%eax // i=n movl %ecx,(%rdx) // *a = ecx ine .12 // (loop if i>0	<pre>Compiler: gcc version 4.9.2 (enabled c++11 support, -O3) Compiler: gcc version anly! const int n = 1e8;</pre>	
 Multi-threaded execution! Demo: value of a for p=1? Demo: value of a for p>1? Why? Isn't it a single instruction? 		jne .L2 // loop if i>0	<pre>volatile int a=0; for (int i=0; i<n; ++i)<br="">a++;</n;></pre> Demo: 0.17s	
<pre>const int n=1000; std::atomic<int> a; a=0; for (int i=0; i<n; ++i)<br="">a++;</n;></int></pre>	g++ -03	<pre>movl \$1000, %eax // i=n=1000 movl \$0, -24(%rsp) // a = 0 mfence // a is visible! .L2: lock addl \$1, -24(%rsp) // (*a)++ subl \$1, %eax // i- jne .L2 // loop if i>0</pre>	const int n = 1e8; std::atomic <int> a; a=0; for (int i=0; i<n; ++i)<="" td=""> a++; Guessi Demo: 0.55s</n;></int>	

er, Besta, Hoefler: "Evaluating the Cost of Atomic Operations on Modern Architectures", ACM PACT'15







SPCL		spelinf.ethz.ch ETH zürich	*SPCL		spelinfethich ∳®spel_eth ETHZÜRICH
Starvation Freedom (recap) definition: Every thread gets the lock. Implies deadlock-freedom! Is Peterson's lock starvation-free?			Proof Starvation Intuition: Threads can only w Until flag=0 or vic Other thread enter Will definitely "uns So other thread cal	Freedom wait/starve in while() tim=-ather s lock() \rightarrow sets victim to other	wateforma ♥ @wateform
	<pre>} void unlock() { flag[tid] = 0; // I'm not interested }</pre>	7			7



spelinf.ethz.ch **ETH**ZÜRICH ··spel ··spcl spcl.inf.ethz.ch **ETH**ZÜRICh Peterson in Practice ... on x86 **Correct Peterson Lock on x86** Implement and run our little counter on x86 Unoptimized (naïve sprinkling of mfences) . Many iterations . Performance: 1.6 · 10⁻⁶% errors No mfence volatile int flag[2]; volatile int victim; volatile int flag[2]; volatile int victim; What is the 375ns problem? mfence in lock void lock() { int j = 1 - tid; flag[tid] = 1; // I'm interested victim = tid; // other goes first asm("inferce"): void lock() { int j = 1 - tid; flag[tid] = 1; // I'm interested victim = tid; // other goes first asm("imfence"); No sequential 379ns consistency for W(v) and mfence in unlock 404ns R(flag[j]) Two mfence ■ Still 1.3 · 10⁻⁶% asm("mfence"); while (flag[j] && victim == tid) {}; // wait asm("mfence"); while (flag[j] && victim == tid) {}; // wait 427ns (+14%) Why? 3 3 Reads may slip into CR! The compiler may inline this function © void unlock() { void unlock() { asm("mfence"); flag[tid] = 0; // I'm not interested asm("mfence"); flag[tid] = 0; // I'm not interested 3 3 ethich ETH zürich ***SPCL **SPCL spclinf.ethz.ch **ETH**ZÜRICh Hardware Support? **Relative Power of Synchronization** Hardware atomic operations: Design-Problem I: Multi-core Processo Test&Set Which atomic operations are useful? Write const to memory while returning the old value . Design-Problem II: Complex Application Atomic swap What atomic should I use? Atomically exchange memory and register Concept of "consensus number" C if a primitive can be used to solve the "consensus problem" in a finite Fetch&Op number of steps (even if threads stop) Get value and apply operation to memory location atomic registers have C=1 (thus locks have C=1!) Compare&Swap TAS, Swap, Fetch&Op have C=2 Compare two values and swap memory with register if equal CAS, LL/SC, TM have C=∞ Load-linked/Store-Conditional LL/SC Loads value from memory, allows operations, commits only if no other updates committed \rightarrow mini-TM Intel TSX (transactional synchronization extensions) Hardware-TM (roll your own atomic operations) seclinf.ethz.ch y @spcl_eth ETHZÜRICh ***SPCL ***SPCL Test-and-Set Locks Test-and-Set Locks Test-and-Set semantics Assume TASval indicates "locked" Memoize old value bool TestAndSet (bool *flag) { bool old = *flag; *flag = true; return old; } // all atomic! . Write something else to indicate "unlocked" Set fixed value TASval (true) TAS until return value is != TASval (1 in this example) Return old value After execution: When will the lock be Post-condition is a fixed (constant) value! granted? volatile int lck = 0; Does this work well in void lock() { while (TestAndSet(&lck) == 1); practice? } void unlock() { lck = 0; }





Lessons Learned!	Time to Declare Victory?
 Key Lesson: Reducing memory (coherency) traffic is most important! Not always straight-forward (need to reason about CL states) MCS: 2006 Dijkstra Prize in distributed computing "an outstanding paper on the principles of distributed computing, whose significance and impact on the theory and/or practice of distributed computing has been evident for at least a decade" "probably the most influential practical mutual exclusion algorithm ever" "wastly superior to all previous mutual exclusion algorithms" fast, fair, scalable → widely used, always compared against! 	 Down to memory complexity of 2N+M Probably close to optimal Only local spinning Several variants with low expected contention But: we assumed sequential consistency [®] Reality causes trouble sometimes Sprinkling memory fences may harm performance Open research on minimally-synching algorithms! <i>Come and talk to me if you're interested</i>
Fighting CPU waste: Condition Variables	When to Spin and When to Block?
 Allow threads to yield CPU and leave the OS run queue Other threads can get them back on the queue! cond_wait(cond, lock) – yield and go to sleep cond_signal(cond) – wake up sleeping threads Wait and signal are OS calls Often expensive, which one is more expensive? Wait, because it has to perform a full context switch 	 Spinning consumes CPU cycles but is cheap "Steals" CPU from other threads Blocking has high one-time cost and is then free Often hundreds of cycles (trap, save TCB) Wakeup is also expensive (latency) Also cache-pollution Strategy: Poll for a while and then block But what is a "while"??
When to Spin and When to Block?	Competitive Spinning
 Optimal time depends on the future When will the active thread leave the CR? Can compute optimal offline schedule Q: What is the optimal offline schedule (assuming we know the future, i.e., when the lock will become available)? Actual problem is an online problem Competitive algorithms An algorithm is c-competitive if for a sequence of actions x and a constant a holds: C(x) ≤ c*C_{spl}(x) + a What would a good spinning algorithm look like and what is the competitiveness? 	 If T is the overhead to process a wait, then a locking algorithm that spins for time T before it blocks is 2-competitive! Karlin, Manasse, McGeoch, Owicki: "Competitive Randomized Algorithms for Non-Uniform Problems", SODA 1989 If randomized algorithms are used, then e/(e-1)-competitiveness ("1.58) can be achieved See paper above!

^{spcLinf_ethz.ch} **ETH**ZÜRICh SPEL **SPCL spel.inf.ethz.ch **ETH**ZÜRICh Remember: lock-free vs. wait-free **Concept: Consensus Number** A lock-free method Each level of the hierarchy has a "consensus number" assigned. guarantees that infinitely often some method call finishes in a finite number of steps Is the maximum number of threads for which primitives in level x can solve the consensus problem A wait-free method The consensus problem: guarantees that each method call finishes in a finite number of steps (implies lock-free) Has single function: decide(v) Each thread calls it at most once, the function returns a value that meets two conditions: consistency: all threads get the same value Synchronization instructions are not equally powerful! Indeed, they form an infinite hierarchy; no instruction (primitive) in level x can be used for lock-/wait-free validity: the value is some thread's input Simplification: binary consensus (inputs in {0,1}) implementations of primitives in level z>x. ***SPCL spelinf.ethz.ch **ETH**ZÜRICh **SPCL ETHzürich **Understanding Consensus** Starting simple ... Can a particular class solve n-thread consensus wait-free? Binary consensus with two threads (A, B)! A class C solves n-thread consensus if there exists a consensus protocol using any number of objects of class C and Each thread moves until it decides on a value any number of atomic registers May update shared objects The protocol has to be wait-free (bounded number of steps per thread) Protocol state = state of threads + state of shared objects • The consensus number of a class C is the largest n for which that class solves n-thread consensus (may be infinite) Initial state = state before any thread moved Assume we have a class D whose objects can be constructed from objects out of class C. If class C has consensus Final state = state after all threads finished number n. what does class D have? States form a tree, wait-free property guarantees a finite tree Example with two threads and two moves each! spclinf.ethz.ch **ETH**ZÜRICh ***SPCL ***SPCL spelinfethz.ch ETHZÜRICH **Atomic Registers Atomic Registers**

- Theorem [Herlihy'91]: Atomic registers have consensus number one I.e., they cannot be used to solve even two-thread consensus! Really?
- Proof outline:
- Assume arbitrary consensus protocol, thread A, B
- Run until it reaches critical state where next action determines outcome (show that it must have a critical state first)
- Show all options using atomic registers and show that they cannot be used to determine one outcome for all possible executions!
 - 1) Any thread reads (other thread runs solo until end)
 - 2) Threads write to different registers (order doesn't matter)
 - 3) Threads write to same reaister (solo thread can start after each write)

- Theorem [Herlihy'91]: Atomic registers have consensus number one
- Corollary: It is impossible to construct a wait-free implementation of any object with consensus number of >1 using atomic registers
 - "perhaps one of the most striking impossibility results in Computer Science" (Herlihy, Shavit) ■ → We need hardware atomics or Transactional Memory!
- Proof technique borrowed from:

Impossibility of distributed consensus with one ... - ACM Digita... diacm.org/citation.cm?dc214121 - e buy AlFactor- 1956 - Cited by 4198 - Related articles Apr 1.1965 - The consensus proteim involves an asynchronous system of processes, some of which may be unrelable. The volume to the relate ...

- Very influential paper, always worth a read!


Nicely shows proof techniques that are central to parallel and distributed computing!

spclinf.ethz.ch y @spcl_eth ETHZÜRICH

Other Atomic Operations

- Simple RMW operations (Test&Set, Fetch&Op, Swap, basically all functions where the op commutes or overwrites) have consensus number 2!
 Similar proof technique (bivalence argument)
- Similar proof technique (bivalence argument
 CAS and TM have consensus number ∞
- Constructive proof!

spel



- I.e., any concurrent object can be implemented in a wait-free manner (not necessarily fast!)
- I.e., any concurrent object can be implemented in a wait-nee manner (not necessarily last)

***SPCL

spelinf.ethz.eh ♥ @spel_eth ETHZÜRICh

Now you know everything 🕲

- Not really ... ;-)
- We'll argue more about performance now!
- But you have all the tools for:
- Efficient locksEfficient lock-based algorithms
- Efficient lock-free algorithms (or even wait-free)
- Reasoning about parallelism!
- What now?
 - A different class of problems
 - Impact on wait-free/lock-free on actual performance is not well understood
 Relevant to HPC, applies to shared and distributed memory
 - \rightarrow Group communications