

ETH zürich

T. HOEFLER, M. PUESCHEL

Lecture 2: Caches and Cache Coherence


Teaching assistant: Salvatore Di Girolamo

Motivational video: <https://www.youtube.com/watch?v=zJyFF6PqEQ>



SPCL ETH zürich

DPHPC Overview



SPCL ETH zürich

Scientific integrity – or how to report benchmark results?

1991 – the classic! (The Whetstone Benchmark)

2012 – the shocking (Nobility ever got fired for using Hadoop on a cluster, HotCDP 2012)

2013 – the extension (Scalability! but at what cost?, HotOS 2015)

Fooling the Masses with Performance Results: Old Classics & Some New Ideas

Gerhard Wellein¹, Georg Hager²

¹Department for Computer Science
²Erlangen Regional Computing Center
Friedrich-Alexander-Universität Erlangen-Nürnberg

Scientific Benchmarking of Parallel Computing Systems

Thorsten Hoefler
Dept. of Computer Science
ETH Zurich
hoefl@inf.ethz.ch

Roberto Belli
Dept. of Computer Science
ETH Zurich
belli@inf.ethz.ch

ABSTRACT


Measuring and reporting performance of parallel computing systems (PCS) has become a central part of performance evaluation in the past few years. The importance of a clear and unambiguous reporting of performance results is highlighted by the fact that the same results can be used to support different claims. We present a survey of the current state of the art in reporting performance results, and discuss the challenges and opportunities of this task. We also present a set of guidelines for reporting performance results, and discuss the challenges and opportunities of this task.

1. INTRODUCTION

Computer systems are becoming increasingly complex and diverse. This complexity is reflected in the fact that the same system can be used for different purposes. This complexity is also reflected in the fact that the same system can be used for different purposes. This complexity is also reflected in the fact that the same system can be used for different purposes.

SPCL ETH zürich

Scientific Benchmarking: Pitfalls of Relative Performance Reporting (Rule 1)



Baseline = 7 seconds

Baseline = 10 seconds

Speedup vs. Number of processors

A. Rowstron et al.: Nobody ever got fired for using Hadoop on a cluster, HotCDP 2012


F. McSherry et al.: Scalability! but at what cost?, HotOS 2015

Both plots show speedups calculated from the same data. The only difference is the baseline.

SPCL ETH zürich

Scientific Benchmarking: Pitfalls of Relative Performance Reporting (Rule 1)

- Most common (and oldest) problem with reporting
 - First seen 1988 – also included in Bailey's 12 ways
- Speedups can look arbitrarily good if it's relative to a bad baseline
- Imagine an unoptimized program. What does this mean?
 - Rule 1: When publishing parallel speedup, report if the base case is a single parallel process or best serial execution, as well as the absolute execution performance of the base case.**
- Class question: how could we improve the situation?
 - A simple generalization of this rule implies that one should never report ratios without absolute values.
- Recap: performance in the "big data" universe
 - A. Rowstron et al.: Nobody ever got fired for using Hadoop on a cluster, HotCDP 2012
 - F. McSherry et al.: Scalability! but at what cost?, HotOS 2015



SPCL ETH zürich

Goals of this lecture

- Memory Trends – Short Refresher on Locality and Caches!
- Cache Coherence in Multiprocessors
- Advanced Memory Consistency

Memory – CPU gap widens

- Measure processor speed as “throughput”
 - FLOPS/s, IOPS/s, ...
 - Moore’s law - ~60% growth per year
- Today’s architectures
 - POWER8: 425 dp GFLOP/s – 340 GB/s memory bw
 - Intel E5-2630 v4: 496 dp GFLOP/s ~140 GB/s memory bw
 - Trend: memory performance grows 10% per year

Issues (Intel Xeon E5-2630 v4 as Example)

- How to measure bandwidth?
 - Data sheet (often peak performance, may include overheads) 63.6 GiB/s
 - Microbenchmark performance
 - Stride 1 access (32 MiB): 46 GiB/s
 - Random access (8 B out of 32 MiB): 4.7 GiB/s
 - Why?
 - Application performance
 - As observed (performance counters)
 - Somewhere in between stride 1 and random access
- How to measure Latency?
 - Data sheet (often optimistic, or not provided)
 - Random pointer chase
 - 28 ns with one core, 75 ns with 10 cores!

Conjecture: Buffering/caching is a must!

- Two most common examples:
 - Write Buffers
 - Delayed write back saves memory bandwidth
 - Data is often overwritten or re-read
 - Caching
 - Directory of recently used locations
 - Stored as blocks (cache lines)
- Many others deep in architectures:
 - Translation Lookahead Buffer
 - Branch Predictors
 - Trace Caches
 - ...

Typical Memory Hierarchy

Why Caches Work: Locality

- Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently, cf. “Denning: “The locality principle”, CACM’05
- Temporal locality: Recently referenced items are likely to be referenced again in the near future
- Spatial locality: Items with nearby addresses tend to be referenced close together in time

Example: Locality?

- Data:
 - Temporal: `sum` referenced in each iteration
 - Spatial: array `a[]` accessed consecutively
- Instructions:
 - Temporal: loops cycle through the same instructions
 - Spatial: instructions referenced in sequence

```

sum = 0;
for (i = 0; i < n; i++)
  sum += a[i];
return sum;

```

Being able to assess and tune the locality of code is a crucial skill for a performance programmer

Locality Example

How to improve locality?

```

int sum_array_3d(double a[I][J][K])
{
    int i, j, k, sum = 0;
    for (i = 0; i < I; i++)
        for (j = 0; j < J; j++)
            for (k = 0; k < K; k++)
                sum += a[k][j][i];
    return sum;
}
    
```

CPU: Intel(R) Core(TM) i7-4980HQ CPU @ 2.80GHz
 gcc: Apple LLVM version 8.0.0 (clang-800.0.42.1)
 flags: -O3 -fno-vectorize

Cache

- Definition: Computer memory with short access time used for the storage of frequently or recently used instructions or data

- Naturally supports *temporal locality*
- Spatial locality* is supported by transferring data in blocks
 - E.g., Intel's Core family: one block = 64 B = 8 doubles

Cache Structure

Simplest design: direct mapped!

Adding 2-way associativity

Each memory location has one (direct mapped) cache location!

Each memory location has two (associative) cache locations!

Example (S=4, E=2)

```

int sum_array_rows(double a[8][8])
{
    int i, j;
    double sum = 0;
    for (i = 0; i < 8; i++)
        for (j = 0; j < 8; j++)
            sum += a[i][j];
    return sum;
}
    
```

assume: cold (empty) cache, a[0][0] goes here

```

int sum_array_cols(double a[8][8])
{
    int i, j;
    double sum = 0;
    for (j = 0; j < 8; j++)
        for (i = 0; i < 8; i++)
            sum += a[i][j];
    return sum;
}
    
```

Row-major order

C/C++ uses row-major

blackboard

General Cache Organization (S, E, B)

$E = 2^e$ lines per set
 $E =$ associativity, $E=1$: direct mapped

Cache size: $S \times E \times B$ data bytes

$B = 2^b$ bytes per cache block (the data)

Cache Read

$E = 2^e$ lines per set
 $E =$ associativity, $E=1$: direct mapped

- Locate set
- Check if any line in set has matching tag
- Yes + line valid: hit
- Locate data starting at offset

Address of word: t bits, s bits, b bits

data begins at this offset

$B = 2^b$ bytes per cache block (the data)

SPCL ETH zürich

Terminology

- Direct mapped cache:**
 - Cache with $E = 1$
 - Means every block from memory has a unique location in cache
- Fully associative cache**
 - Cache with $S = 1$ (i.e., maximal E)
 - Means every block from memory can be mapped to any location in cache
 - In practice to expensive to build
 - One can view the register file as a fully associative cache
- LRU (least recently used) replacement**
 - when selecting which block should be replaced (happens only for $E > 1$), the least recently used one is chosen

19

SPCL ETH zürich

Types of Cache Misses (The 3 C's)

- Compulsory (cold) miss**
Occurs on first access to a block
- Capacity miss**
Occurs when working set is larger than the cache
- Conflict miss**
Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot

• Not a clean classification but still useful

20

SPCL ETH zürich

What about writes?

- What to do on a write-hit?**
 - Write-through:** write immediately to memory
 - Write-back:** defer write to memory until replacement of line
- What to do on a write-miss?**
 - Write-allocate:** load into cache, update line in cache
 - No-write-allocate:** writes immediately to memory

Write-back/write-allocate (Core) Write-through/no-write-allocate

Write-hit Write-miss Write-hit Write-miss

21

SPCL ETH zürich

The actual topic: Cache Coherence in Multiprocessors

- Different caches may have a copy of the same memory location!
- Cache coherence**
 - Manages existence of multiple copies
- Cache architectures**
 - Multi level caches
 - Shared vs. private (partitioned)
 - Inclusive vs. exclusive
 - Write back vs. write through
 - Victim cache to reduce conflict misses
 - ...

22

SPCL ETH zürich

Exclusive Hierarchical Caches

Example: Intel i7-3960X

Main Memory (RAM)

Queue, Uncore & I/O

Memory Controller


23

SPCL ETH zürich

Shared Hierarchical Caches

Main Memory (RAM)

24



Caching Strategies (repeat)

- Remember:
 - Write Back?
 - Write Through?
- Cache coherence requirements

A memory system is coherent if it guarantees the following:

 - Write propagation (updates are eventually visible to all readers)
 - Write serialization (writes to the same location must be observed in order)

Everything else: memory model issues (later)

26

Write Through Cache

1. CPU₀ reads X from memory
 • loads X=0 into its cache
 2. CPU₁ reads X from memory
 • loads X=0 into its cache
 3. CPU₀ writes X=1
 • stores X=1 in its cache
 • stores X=1 in memory
 4. CPU₁ reads X from its cache
 • loads X=0 from its cache
 Incoherent value for X on CPU₁

Requires write propagation!

27

Write Back Cache

1. CPU₀ reads X from memory
 • loads X=0 into its cache
 2. CPU₁ reads X from memory
 • loads X=0 into its cache
 3. CPU₀ writes X=1
 • stores X=1 in its cache
 • stores X=1 in memory
 4. CPU₁ writes X=2
 • stores X=2 in its cache
 • stores X=2 in memory
 5. CPU₁ writes back cache line
 • stores X=2 in memory
 6. CPU₀ writes back cache line
 • stores X=1 in memory
 Later (!) store X=2 from CPU₁ lost

Requires write serialization!

28

A simple (?) example

- Assume C99:
- Two threads:
 - Initially: a=b=0
 - Thread 0: write 1 to a
 - Thread 1: write 1 to b
- Assume non-coherent write back cache
 - What may end up in main memory?

```
struct twoint {
    int a;
    int b;
};
```

29

Cache Coherence Protocol

- Programmer can hardly deal with unpredictable behavior!
- Cache controller maintains data integrity
 - All writes to different locations are visible

Fundamental Mechanisms

- Snooping
 - Shared bus or (broadcast) network
- Directory-based
 - Record information necessary to maintain coherence:
 - E.g., owner and state of a line etc.

30

Fundamental CC mechanisms

- Snooping**
 - Shared bus or (broadcast) network
 - Cache controller "snoops" all transactions
 - Monitors and changes the state of the cache's data
 - Works at small scale, challenging at large-scale
E.g., Intel Core (Broadwell, ...)
- Directory-based**
 - Record information necessary to maintain coherence
E.g., owner and state of a line etc.
 - Central/Distributed directory for cache line ownership
 - Scalable but more complex/expensive
E.g., Intel Xeon Phi KNC/KNL

Source: Intel

Cache Coherence Parameters

- Concerns/Goals**
 - Performance
 - Implementation cost (chip space, more important: dynamic energy)
 - Correctness
 - (Memory model side effects)
- Issues**
 - Detection (when does a controller need to act)
 - Enforcement (how does a controller guarantee coherence)
 - Precision of block sharing (per block, per sub-block?)
 - Block size (cache line size?)

An Engineering Approach: Empirical start

- Problem 1: stale reads**
 - Cache 1 holds value that was already modified in cache 2
 - Solution:
Disallow this state
Invalidate all remote copies before allowing a write to complete
- Problem 2: lost update**
 - Incorrect write back of modified line writes main memory in different order from the order of the write operations or overwrites neighboring data
 - Solution:
Disallow more than one modified copy

Invalidation vs. update – possible implementations

- Invalidation-based:**
 - On each write of a shared line, it has to invalidate copies in remote caches
 - Simple implementation for bus-based systems:
Each cache snoops
Invalidate lines written by other CPUs
Signal sharing for cache lines in local cache to other caches
- Update-based:**
 - Local write updates copies in remote caches
Can update all CPUs at once
Multiple writes cause multiple updates (more traffic)

Invalidation vs. update – effects

- Invalidation-based:**
 - Only write misses hit the bus (works with write-back caches)
 - Subsequent writes to the same cache line are local
 - Good for multiple writes to the same line (in the same cache)
- Update-based:**
 - All sharers continue to hit cache line after one core writes
Implicit assumption: shared lines are accessed often
 - Supports producer-consumer pattern well
 - Many (local) writes may waste bandwidth!
- Hybrid forms are possible!**

MESI Cache Coherence

- Most common hardware implementation of discussed requirements**
aka. "Illinois protocol"
- Each line has one of the following states (in a cache):**
 - Modified (M)**
 - Local copy has been modified, no copies in other caches
 - Memory is stale
 - Exclusive (E)**
 - No copies in other caches
 - Memory is up to date
 - Shared (S)**
 - Unmodified copies *may* exist in other caches
 - Memory is up to date
 - Invalid (I)**
 - Line is not in cache

SPCL ETH zürich

Terminology

- Clean line:**
 - Content of cache line and main memory is identical (also: memory is up to date)
 - Can be evicted without write-back
- Dirty line:**
 - Content of cache line and main memory differ (also: memory is stale)
 - Needs to be written back eventually
Time depends on protocol details
- Bus transaction:**
 - A signal on the bus that can be observed by all caches
 - Usually blocking
- Local read/write:**
 - A load/store operation originating at a core connected to the cache

37

SPCL ETH zürich

Transitions in response to local reads

- State is M**
 - No bus transaction
- State is E**
 - No bus transaction
- State is S**
 - No bus transaction
- State is I**
 - Generate bus read request (BusRd)
 - May force other cache operations (see later)
 - Other cache(s) signal "sharing" if they hold a copy
 - If shared was signaled, go to state S
 - Otherwise, go to state E
- After update: return read value**

38

SPCL ETH zürich

Transitions in response to local writes

- State is M**
 - No bus transaction
- State is E**
 - No bus transaction
 - Go to state M
- State is S**
 - Line already local & clean
 - There may be other copies
 - Generate bus read request for upgrade to exclusive (BusRdX*)
 - Go to state M
- State is I**
 - Generate bus read request for exclusive ownership (BusRdX)
 - Go to state M

39

SPCL ETH zürich

Transitions in response to snooped BusRd

- State is M**
 - Write cache line back to main memory
 - Signal "shared"
 - Go to state S (or E)
- State is E**
 - Signal "shared"
 - Go to state S and signal "shared"
- State is S**
 - Signal "shared"
- State is I**
 - Ignore


40

SPCL ETH zürich

Transitions in response to snooped BusRdX

- State is M**
 - Write cache line back to memory
 - Discard line and go to I
- State is E**
 - Discard line and go to I
- State is S**
 - Discard line and go to I
- State is I**
 - Ignore
- BusRdX* is handled like BusRdX!**

41



SPCL @spcl_eth **ETH zürich**

Small Exercise

- Initially: all in I state

Action	P1 state	P2 state	P3 state	Bus action	Data from
P1 reads x					
P2 reads x					
P1 writes x					
P1 reads x					
P3 writes x					

43

SPCL @spcl_eth **ETH zürich**

Small Exercise

- Initially: all in I state

Action	P1 state	P2 state	P3 state	Bus action	Data from
P1 reads x	E	I	I	BusRd	Memory
P2 reads x	S	S	I	BusRd	Cache
P1 writes x	M	I	I	BusRdX*	Cache
P1 reads x	M	I	I	-	Cache
P3 writes x	I	I	M	BusRdX	Memory

44

SPCL @spcl_eth **ETH zürich**

Optimizations?

- Class question: what could be optimized in the MESI protocol to make a system faster?

45

SPCL @spcl_eth **ETH zürich**

Related Protocols: MOESI (AMD)

- Extended MESI protocol
- Cache-to-cache transfer of modified cache lines
 - Cache in M or O state always transfers cache line to requesting cache
 - No need to contact (slow) main memory
- Avoids write back when another process accesses cache line
 - Good when cache-to-cache performance is higher than cache-to-memory
 - E.g., shared last level cache!*

46

SPCL @spcl_eth **ETH zürich**

MOESI State Diagram

Source: AMD64 Architecture Programmer's Manual

47

SPCL @spcl_eth **ETH zürich**

Related Protocols: MOESI (AMD)

- Modified (M): Modified Exclusive**
 - No copies in other caches, local copy dirty
 - Memory is stale, cache supplies copy (reply to BusRd*)
- Owner (O): Modified Shared**
 - Exclusive right to make changes
 - Other S copies may exist ("dirty sharing")
 - Memory is stale, cache supplies copy (reply to BusRd*)
- Exclusive (E):**
 - Same as MESI (one local copy, up to date memory)
- Shared (S):**
 - Unmodified copy may exist in other caches
 - Memory is up to date unless an O copy exists in another cache
- Invalid (I):**
 - Same as MESI

48

SPCL spcl@ethz.ch @spcl_eth **ETH zürich**

Related Protocols: MESIF (Intel)

- Modified (M): Modified Exclusive**
 - No copies in other caches, local copy dirty
 - Memory is stale, cache supplies copy (reply to BusRd*)
- Exclusive (E):**
 - Same as MESI (one local copy, up to date memory)
- Shared (S):**
 - Unmodified copy may exist in other caches
 - Memory is up to date
- Invalid (I):**
 - Same as MESI
- Forward (F):**
 - Special form of S state, other caches may have line in S
 - Most recent requester of line is in F state
 - Cache acts as responder for requests to this line

49

SPCL spcl@ethz.ch @spcl_eth **ETH zürich**

Multi-level caches

- Most systems have multi-level caches**
 - Problem: only "last level cache" is connected to bus or network
 - Yet, snoop requests are relevant for inner-levels of cache (L1)
 - Modifications of L1 data may not be visible at L2 (and thus the bus)
- L1/L2 modifications**
 - On BusRd check if line is in M state in L1
It may be in E or S in L2!
 - On BusRdX(*) send invalidations to L1
 - Everything else can be handled in L2
- If L1 is write through, L2 could "remember" state of L1 cache line**
 - May increase traffic though

50

SPCL spcl@ethz.ch @spcl_eth **ETH zürich**

Directory-based cache coherence

- Snooping does not scale**
 - Bus transactions must be *globally* visible
 - Implies broadcast
- Typical solution: tree-based (hierarchical) snooping**
 - Root becomes a bottleneck
- Directory-based schemes are more scalable**
 - Directory (entry for each CL) keeps track of all owning caches
 - Point-to-point update to involved processors
 - No broadcast*
 - Can use specialized (high-bandwidth) network, e.g., HT, QPI ...*

51

SPCL spcl@ethz.ch @spcl_eth **ETH zürich**

Basic Scheme

- System with N processors P_0, P_1, P_2
- For each memory block (size: cache line) maintain a directory entry
 - N presence bits (light blue)
 - Set if block in cache of P_i*
 - 1 dirty bit (red)
- First proposed by Censier and Feautrier (1978)

52

SPCL spcl@ethz.ch @spcl_eth **ETH zürich**

Directory-based CC: Read miss

- P_0 intends to read, misses
- If dirty bit (in directory) is off**
 - Read from main memory
 - Set presence[i]
 - Supply data to reader

53

SPCL spcl@ethz.ch @spcl_eth **ETH zürich**

Directory-based CC: Read miss

- P_0 intends to read, misses
- If dirty bit is on**
 - Recall cache line from P_1 (determine by presence[])
 - Update memory
 - Unset dirty bit, block shared
 - Set presence[i]
 - Supply data to reader

54

Directory-based CC: Write miss

- P_0 intends to write, misses
- If dirty bit (in directory) is off
 - Send invalidations to all processors P_j with presence[j] turned on
 - Unset presence bit for all processors
 - Set dirty bit
 - Set presence[j], owner P_0

55

Directory-based CC: Write miss

- P_0 intends to write, misses
- If dirty bit is on
 - Recall cache line from owner P_j
 - Update memory
 - Unset presence[j]
 - Set presence[j], dirty bit remains set
 - Acknowledge to writer

56

Discussion

- **Scaling of memory bandwidth**
 - No centralized memory
- **Directory-based approaches scale with restrictions**
 - Require presence bit for each cache
 - Number of bits determined at design time
 - Directory requires memory (size scales linearly)
 - Shared vs. distributed directory
- **Software-emulation**
 - Distributed shared memory (DSM)
 - Emulate cache coherence in software (e.g., TreadMarks)
 - Often on a per-page basis, utilizes memory virtualization and paging

58

Open Problems (for projects, theses, research)

- **Tune algorithms to cache-coherence schemes**
 - What is the optimal parallel algorithm for a given scheme?
 - Parameterize for an architecture
- **Measure and classify hardware**
 - Read Maranget et al. "A Tutorial Introduction to the ARM and POWER Relaxed Memory Models" and have fun!
 - RDMA consistency is barely understood!
 - GPU memories are not well understood!
 - *Huge potential for new insights!*
- **Can we program (easily) without cache coherence?**
 - How to fix the problems with inconsistent values?
 - Compiler support (issues with arrays)?

59


Case Study: Intel Xeon Phi

60

Communication?


Ramos, Hoeffler: "Modeling Communication in Cache-Coherent SMP Systems - A Case-Study with Xeon Phi", HPDC'13

61




Inspired by Moika et al.: "Memory performance and cache coherency effects on an Intel Nehalem multiprocessor system"

62




Ramos, Hoefler: "Modeling Communication in Cache-Coherent SMP Systems - A Case-Study with Xeon Phi", HPDC'13

63




Ramos, Hoefler: "Modeling Communication in Cache-Coherent SMP Systems - A Case-Study with Xeon Phi", HPDC'13

64




Ramos, Hoefler: "Modeling Communication in Cache-Coherent SMP Systems - A Case-Study with Xeon Phi", HPDC'13

65



Ramos, Hoefler: "Modeling Communication in Cache-Coherent SMP Systems - A Case-Study with Xeon Phi", HPDC'13

66



Ramos, Hoefler: "Capability Models for Manycore Memory Systems: A Case-Study with Xeon Phi KNL", IPDPS'17 (video: <https://www.youtube.com/watch?v=10Mz3MnWR74>)

67

Image credits

- Slide 23, die map: <https://superuser.com/questions/386745/how-to-make-caches-with-equal-bitline-and-wordline-lengths>
- Slide 23, RAM: © Raimond Spekking / [CC BY-SA 4.0](https://creativecommons.org/licenses/by-sa/4.0/) (via Wikimedia Commons) https://commons.wikimedia.org/wiki/File:Apacer_SDRAM-3386.jpg