

The need for more bookkeeping - Most OSes keep their own translation info - Per-process hierarchical page table (Linux) - System wide inverted page table (Mach, MacOS) - Why? - Portability - Tracking memory objects - Software virtual → physical translation - Physical → virtual translation

ETH zürich

Today


TLB shootdown

True or false (raise hand) Base (relocation) and limit registers provide a full virtual address space lease and limit registers provide protection Segmentation provides a base and limit for each segment Segmentation suffers from external fragmentation Segmentation allows libraries to share their code Segmentation provides linear addressing Segmentation provides linear addressing Segmentation provides linear addressing Segmentation provides linear addressing Paging prevents internal fragmentation Paging prevents internal fragmentation Paging prevents internal fragmentation 10. Protection information is stored at the physical frame 11. Pages can be shared between processes


12. The same page may be writeable in proc. A and write protected in proc. B
13. The same physical address can be referenced through different addresses from (a) two different processes – (b) the same process?
14. Inverted page tables are faster to search than hierarchical (asymptotically)


ETH zürich


Uses for virtual memory Copy-on-write Demand paging Page fault handling Page replacement algorithms Frame allocation policies Thrashing and working set Book: OSPP Sections 9.5, 9.7 (all of 9 as refresh) As always, the book does not cover 100%!




TLB management Recall: the TLB is a cache. Machines have many MMUs on many cores ⇒ many TLBs Problem: TLBs should be coherent. Why? Security problem if mappings change E.g., when memory is reused









Keeping TLBs coherent

- 1. Hardware TLB coherence
 - Integrate TLB mgmt with cache coherence
 - Invalidate TLB entry when PTE memory changes
 - Rarely implemented
- Virtual caches

ETH zürich

- Required cache flush / invalidate will take care of the TLB
- High context switch cost!
- ⇒ Most processors use physical (last level) caches
- 3. Software TLB shootdown
 - Most common
 - OS on one core notifies all other cores typically an IPI
 - Each core provides local invalidation

4. Hardware shootdown instructions

- Broadcast special address access on the bus
- Interpreted as TLB shootdown rather than cache coherence message
- E.g., PowerPC architecture



- User logical memory ≠ physical memory.
 - Only part of the program must be in RAM for execution
 - ⇒ Logical address space can be larger than physical address space
 - Address spaces can be shared by several processes
 - More efficient process creation
- Virtualize memory using software+hardware

ETH zürich



- **Process isolation**
- Shared code segments
- Program initialization
- Efficient dynamic memory allocation Process migration
- Cache management
- Program debugging
- Efficient I/O

- Memory mapped files
- Virtual memory
- Checkpoint and restart
- Persistent data structures
- Information flow control
- Distributed shared memory and many more ...



ETH zürich

Recall fork()

- Can be expensive to create a complete copy of the process' address space
 - Especially just to do exec()!
- vfork(): shares address space, doesn't copy

 - Dangerous two writers to same heap
- Better: only copy when you know something is going to get
 - Requires MMU/memory virtualization


ETH zürich


Copy-on-write


COW allows both parent and child processes to initially share the same pages in memory


If either process modifies a shared page, only then is the page copied


- **COW** allows more efficient process creation as only modified pages are copied
- Free pages are allocated from a pool of zeroed-out pages
































Demand paging politic ethic children in the control of the cont

- Bring a page into memory only when it is needed
 - Less I/O needed
 - Less memory needed
 - Faster response
 - More users
- Turns RAM into a cache for processes on disk!

Demand paging

ETH zürich

- Page needed ⇒ reference (load or store) to it
 - lacktriangledown invalid reference \Rightarrow abort
 - not-in-memory ⇒ bring to memory
- Lazy swapper never swaps a page into memory unless page will be needed
 - Swapper that deals with pages is a pager
 - Can do this with segments, but more complex
 - ... or whole processes
- Strict demand paging: only page in when referenced

ETH zürich Spelint ethz.eh Supel eth


Page fault


If there is a reference to a page, first reference to that page will trap to operating system:


page fault


- 1. Operating system looks at another table to decide:
 - Invalid reference ⇒ abort
 - Just not in memory
- 2. Get empty frame
- 3. Swap page into frame
- 4. Reset tables
- 5. Set valid bit v
- 6. Restart the instruction that caused the page fault

Recall: handling a page fault CPU Chip TEA PTE AMMU TO PTE TO AMMU TO A












- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler finds a frame to use for missing page
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction











Page replacement - find "little used" resident page to discard or write to disk "victim page" • needs selection algorithm performance - want an algorithm which will result in minimum number of page faults Same page may be brought into memory several times




































































































ETH zürich

















Allocation of frames

- Each process needs minimum number of pages
- Example: IBM 370 6 pages to handle SS MOVE instruction:
 - instruction is 6 bytes, might span 2 pages
 - 2 pages to handle from
 - 2 pages to handle to
- Two major allocation schemes
 - fixed allocation

ETH zürich

priority allocation

Fixed allocation

ETH zürich

- Equal allocation
 - all processes get equal share
- Proportional allocation
- allocate according to the size of process

$$s_i = \text{size of process } p_i$$
 $m = 64$
 $S = \sum s_i$ $s_1 = 10$
 $m = \text{total number of frames}$ $s_2 = 127$
 $a_i = \text{allocation for } p_i = \frac{s_i}{S} \times m$ $a_1 = \frac{10}{137} \times 64 \approx 5$
 $a_2 = \frac{127}{137} \times 64 \approx 59$


Priority allocation


- Proportional allocation scheme
- Using priorities rather than size
- If process P_i generates a page fault, select:
 - 1. one of its frames, or
 - 2. frame from a process with lower priority

Global vs. local allocation

ETH zürich

- Global replacement process selects a replacement frame from the set of all frames; one process can take a frame from another
- Local replacement each process selects from only its own set of allocated frames






Demand paging and thrashing

- Why does demand paging work? Locality model
 - Process migrates from one locality to another
 - Localities may overlap

ETH zürich

Why does thrashing occur?
Σ size of localities > total memory size



Working-set model

ETH zürich

- Δ ≡ working-set window
 - a fixed maximum number of page references
 - Example: 10,000 instruction
- WSS_i (working set of process P_i) = total number of pages referenced in the most recent Δ (varies in time)
 - Δ too small \Rightarrow will not encompass entire locality
 - Δ too large \Rightarrow will encompass several localities
 - $\Delta = \infty \Rightarrow$ will encompass entire program

ETH zürich

ETH zürich

ETH zürich

Allocate demand frames


- $D = \Sigma$ WSS_i = total demand frames
 - Intuition: how much space is really needed
- D > m ⇒ Thrashing
- Policy: if D > m, suspend some processes


ETH zürich

Working-set model

Page reference string:

...2615777751623412344434344413234443444...





Keeping track of the working set

- Approximate with interval timer + a reference bit
- Example: Δ = 10,000
 - Timer interrupts after every 5,000 time units
 - Keep in memory 2 bits for each page
 - Whenever a timer interrupts shift+copy and sets the values of all reference bits to 0
 - If one of the bits in memory = $1 \Rightarrow$ page in working set
- Why is this not completely accurate?
 - Hint: Nyquist-Shannon!

Keeping track of the working set

- Approximate with interval timer + a reference bit
- Example: Δ = 10,000

ETH zürich

- Timer interrupts after every 5000 time units
- Keep in memory 2 bits for each page
- Whenever a timer interrupts shift+copy and sets the values of all reference bits to 0
- If one of the bits in memory = $1 \Rightarrow$ page in working set
- Why is this not completely accurate?
- Improvement = 10 bits and interrupt every 1,000 time units

Page-fault frequency scheme

Establish "acceptable" page-fault rate

- If actual rate too low, process loses frame
- If actual rate too high, process gains frame

